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(57) ABSTRACT 
A novel MMIC on-chip power-combined frequency multi-
plier device and a method of fabricating the same, comprising 
two or more multiplying structures integrated on a single 
chip, wherein each of the integrated multiplying structures 
are electrically identical and each of the multiplying struc-
tures include one input antenna (E-probe) for receiving an 
input signal in the millimeter-wave, submillimeter-wave or 
terahertz frequency range inputted on the chip, a stripline 
based input matching network electrically connecting the 
input antennas to two or more Schottky diodes in a balanced 
configuration, two or more Schottky diodes that are used as 
nonlinear semiconductor devices to generate harmonics out 
of the input signal and produce the multiplied output signal, 
stripline based output matching networks for transmitting the 
output signal from the Schottky diodes to an output antenna, 
and an output antenna (E-probe) for transmitting the output 
signal off the chip into the output waveguide transmission 
line. 
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ON-CHIP POWER-COMBINING FOR 
HIGH-POWER SCHOTTKY DIODE BASED 
FREQUENCY MULTIPLIERS 
CROSS REFERENCE TO RELATED 
APPLICATIONS 
This application claims the benefit under 35 U.S.C. Section 
I I9(e) of the following co-pending and commonly-assigned 
application: 
U.S. Provisional Patent Application Ser. No. 61/527,506, 
filed on Aug. 25, 2011, by Goutam Chattopadhyay, Imran 
Mehdi, Erich T. Schlecht, Choonsup Lee, Jose V. Siles, Alain 
E. Maestrini, Bertrand C. Thomas, Cecile D. Jung, entitled 
"ON-CHIP POWER-COMBINING FOR HIGH-POWER 
SCHOTTKY DIODE BASED FREQUENCY MULTIPLI-
ERS," which application is incorporated by reference herein. 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH AND DEVELOPMENT 
The invention described herein was made in the perfor-
mance of work under a NASA contract, and is subject to the 
provisions of Public Law 96-517 (35 USC 202) in which the 
Contractor has elected to retain title. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
This invention relates to on-chip power combining for 
high-power Schottky diode based frequency multipliers. 
2. Description of the Related Art. 
(Note: This application references a number of different 
publications as indicated throughout the specification by one 
or more reference numbers within brackets, e.g., [x] . A list of 
these different publications ordered according to these refer-
ence numbers can be found below in the section entitled 
"References." Each of these publications is incorporated by 
reference herein.) 
Solid-state multiplied local oscillator (LO) sources based 
on Schottky diode technology have been by far the preferred 
devices to drive the heterodyne receivers on imaging radars 
for concealed weapons detection and on-board planetary sci-
ence and astrophysics space missions at submillimeter-waves 
and terahertz (THz) frequencies. The first generation of 
room-temperature Schottky multiplied LO sources exhibited 
up to 2 microwatts (µW) at 1.9 THz frequency (highest band 
of the HIM instrument of the Herschel Space Observatory) by 
frequency multiplying from the available 100-150 milliwatt 
(mW) LO sources at W-band frequencies (75-100 Gigahertz, 
GHz) up to terahertz frequencies using a +2+3+3 (doubler, 
tripler, tripler) cascaded-multiplier configuration. 
The recent progress in GaN-based power amplifier tech-
nology has recently demonstrated output power levels in 
excess of 5 Watts (W) from power amplifiers at W-band 
frequencies, making it now possible to conceive solid-state 
multiplied sources beyond 2 or 3 THz [2], as well as to 
develop multi-pixel heterodyne instruments for ground and 
space based applications in the THz range [3]. The increasing 
output power at W-band, together with the use of high-ther-
mal conductivity substrates and power-combining schemes to 
increase the number of chips within the multipliers, have 
already led to world-record measured output powers up to 1.4 
milliwatts (mW) at 0.9 THz, 60 microwatts (µW or uW) at 1.9 
THz [1], and 18 µW at. 2.54 THz at the Jet Propulsion Labo-
ratory (JPL). Using the novel GaN amplifier chains, power 
levels up to 10 mW at 600 GHz and >0.1 mW at 1.9 THz are 
envisioned using all-solid-state frequency multiplied sources. 
Since the maximum power handled by a single chip is 
generally limited by the number of diodes in the chip, a 
5 number of multiplier chips need to be power-combined in 
order to make it possible to handle high amounts of power at 
the input and subsequently produce superior power levels at 
the output. However, the use of traditional power-combining 
topologies, already demonstrated below 1 THz, presents 
10 inconvenience beyond 1 THz. On the one hand, the use of 
Y-j unction to divide/combine the input/output power at these 
frequency bands unnecessarily increases the electrical path of 
the signal at a range of frequencies where waveguide losses 
are considerably high. On the other hand, guaranteeing a 
15 perfect alignment of the very small chips during assembly, in 
order to preserve the balanced nature of the multiplier, is 
practically impossible, with a subsequent impact on the mul-
tiplier performance. Hence, novel power-combining schemes 
are very necessary in order to increase the power-handling 
20 capabilities of high-frequency multipliers, while preserving 
the multiplier circuit performance. The present invention sat-
isfies this need. 
SUMMARY OF THE INVENTION 
25 
One or more embodiments of the invention disclose a 
Monolithic Microwave 
Integrated Circuit (MMIC) multiplier device, comprising: 
two or more multiplying structures integrated on a single 
30 chip, wherein each of the integrated multiplying structures 
are electrically identical and each of the multiplying struc-
tures include one input antenna (E-probe) for receiving an 
input signal inputted on the chip, a stripline based input 
matching network electrically connecting the input antennas 
35 to two or more Schottky diodes, two or more Schottky diodes 
that are used as nonlinear semiconductor devices to generate 
harmonics out of the input signal and produce the multiplied 
output signal, stripline based output matching networks for 
transmitting the output signal from the Schottky diodes to an 
40 output antenna, and an output antenna (E-probe) for transmit-
ting the output signal off the chip into the output waveguide 
transmission line. 
The factor of improvement in terms of power handling 
capabilities and output power with regards to traditional fre- 
45 quency multiplier devices is directly proportional to the num-
ber of multiplying structures included on the on-chip power-
combined MMIC device. 
The frequency of the input signal can be W-band or higher, 
i.e. within the terahertz range (100 GHz-3 THz). The output 
50 frequency can be twice orthree times the input signal depend-
ing on the multiplier type. The MMIC multiplier device fea-
tures one antenna (E-probe) per multiplying structure. The 2 
or more antennas of the whole chip are symmetrically placed 
within the plane normal to the propagation of the incident 
55 electrical field (TE10 mode of the input waveguide). The 2 or 
more antennas thereby split evenly the incident power among 
the 2 or more multiplying structures included on the same 
MMIC chip. 
Two or more Schottky diodes are included in each of the 
60 multiplying structures symmetrically placed within the chip 
plane along the direction of the E-field vector so that the 
power is delivered in-phase to the diodes. The diodes are 
connected to the input antennas or E-probes through metal 
stripline transmission lines that provide the diodes with opti- 
65 mum power matching. The position of the diodes within each 
of the multiplying structures is optimized so that each of the 
diodes receives an equal part of the input power. The number 
US 9,143,084 B2 
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4 
of diodes included in the MMIC chip is defined by the specific 	 input/output waveguide matching sections, which depends on 
frequency of operation, the desired bandwidth and the nomi- 	 the operation frequency. Metal plates thinner than 3 mm are 
nal input power of operation, but can be 2 or more per mul- 	 very hard to machine using conventional CNC machining 
tiplying structures, i.e. four or more diodes total in the whole 	 techniques. 
chip assuming a dual-multiplier configuration and 8 or more 5 	 The total thickness of the multiplier device including the 
diodes total in the whole chip if the quad configuration. The 	 input waveguide, output waveguides and the integrated cir- 
nonlinear nature of the capacitance vs. voltage and/or the 	 cuit, along a longitudinal axis of the input waveguide and 
resistance vs. voltage characteristics of the diodes generate 	 output waveguides, can be less than five micrometers. 
harmonics of the input signal. The position of the diodes and 
	
The total dimension of the multiplier device including the 
circuit matching elements are designed to enhance the power io input waveguide, output waveguides and the integrated cir- 
at the second harmonic for a frequency doubler or the third 	 cuit, along a longitudinal axis of the input waveguide and 
harmonic for a frequency tripler. 	 output waveguides, can be less than 1 millimeterx I millime- 
The Schottky diodes are electrically connected to output 	 ter. 
antennas or E-probes by means of stripline based matching 	 The invention can be applied to frequency multipliers at 
elements that guarantee that most of the power generated by 15 any frequency of operation. For example, frequency triplers 
the diodes at two times the frequency of the input signal 
	
have been designed and fabricated at the Jet Propulsion Labo- 
(2x 100 GHz or more for a doubler, or 3 x 100 GHz or more for 	 ratory with the following characteristics: 
a tripler) is transferred off the integrated circuit to the output 	 (a) 550 GHz on-chip power combined frequency tripler on 
waveguide. 	 a quad-configuration comprising four multiplying structures 
Accordingly to the definitions above, the integrated circuit 20 with 2 diodes each, center frequency of operation (output): 
(MMIC device) has a pattern that is symmetric about at least 	 550 GHz, frequency bandwidth of at least 15%, input power 
two axes passing through a central point of the integrated 
	
100 mW, output conversion efficiency: 5-7%, output power 
circuit within the plane normal to the propagation of the 	 5-7 mW; 
incident submillimeter-wave or terahertz electrical field. 	 (b) 650 GHz on-chip power combined frequency tripler on 
The MMIC multiplier devices including the 2 or more 25 a quad-configuration comprising four multiplying structures 
multiplying structures can be lithographically patterned (e.g., 	 with 2 diodes each, center frequency of operation (output): 
using photolithography, Monolithic Microwave Integrated 
	
650 GHz, frequency bandwidth of at least 15%, input power 
Circuit (MMIC) lithography, metal deposition, etc.) on a Gal- 	 100 mW, output conversion efficiency: 5-7%, output power 
lium Arsenide (typical), Quartz, Silicon carbide, Indium 	 5-7 mW; 
Phosphide diamond, Gallium nitride or any other material 30 	 (c) 650 GHz on-chip power combined frequency tripler on 
wafer. 	 a dual-configuration comprising two multiplying structures 
The device further comprises additional stripline metalli- 	 with 2 diodes each, center frequency of operation (output): 
zations that provide the chip with do bias connections for each 
	
650 GHz, frequency bandwidth of at least 15%, input power 
of the two or more multiplying structures, which are used to 	 50 mW, output conversion efficiency: 5-7%, output power 
optimize the performance of the chip for high input power 35 2.5-3.5 mW; 
levels, as well as appropriate ground connections to a 	 (d) 1600 GHz on-chip power combined frequency tripler 
waveguide block where the chips are assembled. 	 on a quad-configuration comprising four multiplying struc- 
Therefore, the device further comprises one input submil- 	 tures with 2 diodes each, center frequency of operation (out- 
limeter-wave or terahertz waveguide structure that couples 	 put): 1600 GHz, frequency bandwidth of at least 15%, input 
the submillimeter-wave or terahertz signal to the input anten-  40 power 32 mW, output conversion efficiency: 2-3%, output 
nas included in the MMIC. The input waveguide structure 	 power 0.65-1 mW; 
includes additional input matching elements to guarantee a 	 (e) 1900 GHz on-chip power combined frequency tripler 
wide frequency bandwidth of operation for the on-chip 	 on a quad-configuration comprising four multiplying struc- 
power-combined frequency multiplier. Using the same con- 	 tures with 2 diodes each, center frequency of operation (out- 
cept, two output waveguides receive the output frequency 45 put): 1900 GHz, frequency bandwidth of at least 15%, input 
multiplied signal from the output antennas within the chip 	 power 4 mW, output power 20-22 uW; 
and transmit the signal of the multiplier block. Each of the 	 (f)1900 GHz on-chip power combined frequency tripler on 
output waveguides receives one half of the total output power 	 a dual-configuration: Two multiplying structures with 2 
produced in the multiplier chip. The chips is placed in a small 
	
diodes each, center frequency of operation (output): 1900 
waveguide channel between the input and output waveguides. 50 GHz, frequency bandwidth of at least 15%, input power 2 
The waveguide housing for the chip can be done using 	 mW, output power 10-12 µW. 
either very thin metal plates (typically 3 millimeter (mm)- 	 The method can further comprise obtaining/fabricating 
thick or less gold plated brass plates) or very thin metal plated 	 one or more machined silicon fasteners (e.g., silicon pins), 
(typically gold plated) silicon wafers vertically stacked along 	 wherein the silicon wafers are fastened/attached together 
the axis perpendicular to the on-chip power-combined device 55 with the integrated circuit between the input waveguide and 
plane. The complete multiplier housing block can comprise a 	 the output waveguides, by insertion of the machined silicon 
plurality of aligned, stacked, and fastened/attached together 	 fasteners into the fastening holes in each of the silicon wafers. 
silicon or metal plates featuring the input and output 	 In one embodiment of the present invention, a novel con- 
waveguide matching structures, the waveguide channel 	 cept for on-chip power-combined high-power frequency mul- 
where the chip is assembled, the bias circuitry, via holes for 60 tipliers featuring two or more multiplying structures inte- 
alignment pins, screw holes, and input and output waveguide 	 grated on a single-chip with the input and output waveguides 
flanges to provide the multiplier block with appropriate con- 	 perpendicular to the waveguide channels is described. The 
nectivity to other circuits. 	 input power is equally divided in-phase by two or more 
Silicon-based housing blocks are typically employed for 	 E-probes located at the input waveguide. The produced out- 
input frequencies of 300 GHz or higher since the thickness of 65 put power is recombined at the output using the same concept. 
each of the plates that forms the stacked block can be less than 	 Each of the two individual waveguide outputs provide one 
2 mm-thick. This thickness is defined by the length of the 	 half of the total power generated from the input signal. The 
US 9,143,084 B2 
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6 
improvement factor in input/output power is directly propor- 	 FIG. 7 is a conversion efficiency of a single-chip 1.6 THz 
tional to the number of multiplying structures included in the 	 frequency tripler a quad-chip power combined 1.6 THz fre- 
chip. 	 quency tripler using the traditional power-combining tech- 
niques, illustrated in FIG. 6, and an on-chip power-combined 
BRIEF DESCRIPTION OF THE DRAWINGS 	 5 1.6 THz Schottky diode tripler (FIG. 1(b)) according to one or 
more embodiments of the invention; 
Referring now to the drawings in which like reference 	 FIG. 8 is a final scheme of an on-chip power combined 1.6 
numbers represent corresponding parts throughout: 	 THz Schottky tripler, including the input matching and output 
FIG. 1(a) is an `on-chip' power combining scheme for 	 Y-junction to combine the two inherent outputs together 
frequency multipliers, according to one or more embodi- 
 to (top), according to one or more embodiments of the inven- 
ments of the invention; 	 tion, wherein the block design for Silicon micromachining 
FIG. 1(b) illustrates an on chip power combining scheme 	 features eight 0.245 mm-thick Silicon wafers (bottom left), a 
and input and output waveguides for generating 1.6 THz 	 detailed view of the Silicon wafer where the chip(s) are 
using four on-chip multiplying structures and eight Schottky 	 located is also illustrated (bottom right), and the full block 
diodes total, according to one or more embodiments of the 15 dimensions are 20x20xL96 mm. 
invention; 	 FIG. 9(a)-(h) is a flow chart and schematics illustrating a 
FIG. 1(c) illustrates an on chip power combining scheme 	 method of fabricating a Schottky diode based frequency mul- 
and input and output waveguides for generating 1.9 THz 	 tiplier device including an integrated circuit, according to one 
using two on-chip multiplying structures and four Schottky 	 or more embodiments of the present invention. 
diodes total, according to one or more embodiments of the 20 	 FIG. 10 illustrates a method of fabricating a frequency 
invention; 	 multiplier device on a silicon micromachined waveguide 
FIG. 1(d) illustrates an on chip power combining scheme 	 block, according to one or more embodiments of the inven- 
and input and output waveguides for generating 650 GHz 	 tion. 
using two on-chip multiplying structures and four Schottky 
diodes total, according to one or more embodiments of the 25 	 DETAILED DESCRIPTION OF THE INVENTION 
invention, wherein the E-field excitation to the chip is through 
and input waveguide along the same plane as the one where 	 In the following description of the preferred embodiment, 
the chip is located. 	 reference is made to the accompanying drawings which form 
FIG. 2 is a close-up view of the on-chip power-combined 	 a part hereof, and in which is shown by way of illustration a 
MMIC device, according to one or more embodiments of the 30 specific embodiment inwhichthe invention may be practiced. 
invention, wherein four do beamleads provide independent 	 It is to be understood that other embodiments may be utilized 
bias to each diode branch, if fine tuning of the tripler perfor- 	 and structural changes may be made without departing from 
mance is not required, only a single bias line would be nec- 	 the scope of the present invention. 
essary; and four input E-probes or antennas divide the input 	 In spite of the fact that some specific circuit designs at 
power evenly among the four multiplying structures. 	 35 certain operation frequencies within the submillimeter-wave 
FIG. 3(a) is a predicted performance of the on-chip power 	 and terahertz ranges are used as reference to describe the 
combined 1.6 THz frequency tripler for an input power of 32 
	
invention, the described topology is applicable to any fre- 
mW, according to one or more embodiments of the invention; 	 quency range, input power levels, number of diodes and bias 
FIG. 3(b) is a predicted performance of the on-chip power 	 condition. All these different conditions shall be covered with 
combined 1.9 THz frequency tripler (single configuration, 40 the present patent application. 
dual configuration and quad configuration) for an input power 	 Technical Description 
of 1, 2 and 4 mW respectively, according to one or more 	 One or more embodiments of the present invention dis- 
embodiments of the invention; 	 close a novel power-combined Schottky frequency multiplier 
FIG. 3(c) is a predicted performance of the on-chip power 	 topology intended to increase by a number of 2 or more the 
combined 550 GHz, 650 GHz and 1900 GHz frequency tri-  45 power handling capabilities of traditional single-chip fre- 
plers, according to one or more embodiments of the inven- 	 quency multipliers. The design of Schottky based multipliers 
tion; 	 at these frequency ranges is mainly constrained by the shrink- 
FIG. 4(a) illustrates a close up view of an on chip power 	 age of the waveguide dimensions with frequency and the 
combining scheme for generating 1.6 THz using eight Schot- 	 minimum diode mesa sizes, which limits to two the maximum 
tky diodes (or four balanced pairs of Schottky diodes), 5o number of diodes per chip. Hence, multiple chip power-com- 
according to one or more embodiments of the invention; 	 bined schemes become necessary to increase the power-han- 
FIG. 4(b) is a Scanning Electron Microscope (SEM) image 	 dling capabilities of high frequency multipliers. However, the 
of the scheme illustrated in FIG. 4(a), according to one or 	 use of traditional power-combining topologies already dem- 
more embodiments of the invention; 	 onstrated at frequencies below 1 THz [1, 4] presents several 
FIG. 5(a) illustrates a close up view of an on chip power 55 challenges for frequencies beyond 1 THz. On the one hand, 
combining scheme for generating 1.9 THz using four Schot- 	 the use of several Y-junctions or hybrid couplers to divide/ 
tky diodes (ortwo balancedpairs of Schottky diodes), accord- 	 combine the input/output power at these frequency bands 
ing to one or more embodiments of the invention; 	 increases unnecessarily the electrical path of the signal at a 
FIG. 5(b) illustrates a close up view of an on chip power 	 range of frequencies where the waveguide losses are consid- 
combining scheme for generating 650 GHz using four Schot-  60 erably high. On the other hand, guaranteeing a perfect align- 
tky diodes (ortwo balanced pairs of Schottky diodes), accord- 	 ment of the very small chips during assembly in order to 
ing to one or more embodiments of the invention; 	 preserve the balanced nature of the multiplier is practically 
FIG. 5(c) is an SEM image of the scheme illustrated in FIG. 	 impossible, with the subsequent impact on the multiplier 
5(a), according to one or more embodiments of the invention; 	 performance. 
FIG. 6 is a quad-chip power-combined 1.6 THz Schottky 65 	 FIG. 1(a-d) illustrates the novel `on-chip' power combin- 
diode tripler using traditional power-combined techniques 	 ing scheme for frequency multipliers which overcomes these 
based on Y-j unctions; 	 difficulties by performing the power-combining directly `on- 
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chip' 100 instead of using different chips. The main principle 
of operation lies in the fact that on-chip power dividing/ 
combining is possible if two or more identical E-probes (or 
antennas), four in the example in FIG. 1(a-b) and two in the 
example in FIG. 1(c-d) 102, symmetrically placed around the 
center of the input waveguide 104 are in-phase with the inci-
dent electrical field (TE10 mode of the waveguide). To 
achieve this, the longitudinal axis of the input/output 
waveguide must be perpendicular to the chip plane so that the 
electrical field excites all the E-probes simultaneously. Each 
probe feeds one of the four identical multiplying structures 
106 on a same chip, so that the power-dividing/combining is 
performed directly on-chip 100. The produced output power 
can be recombined 107 at the output waveguide 108 using the 
same concept. 
The multiplying structures 106 are physically embedded 
on a single chip 100 so the alignment and symmetry of the 
multiplying structures 106 can be very well preserved since 
that is controlled by the high accuracy of Monolithic Micro-
wave Integrated Circuit (MMIC) lithography. Each of the 
integrated multiplying structures 106 are electrically identi-
cal and each of the multiplying structures include one input 
antenna (E-probe) 102 for receiving an input signal inputted 
on the chip 100, a stripline based input matching network 103 
electrically connecting the input antennas to two or more 
Schottky diodes 105, two or more Schottky diodes that are 
used as nonlinear semiconductor devices to generate hannon-
ics out of the input signal and produce the multiplied output 
signal, stripline based output matching networks for trans-
mitting the output signal from the Schottky diodes to an 
output antenna 107, and an output antenna (E-probe) for 
transmitting the output signal off the chip into the output 
waveguide transmission line 108. 
Contrarily to traditional frequency triplers, in this design 
the input waveguide 104 and output waveguide 108 are per-
pendicular to the waveguide channels 112 where the diodes 
are located. Therefore, the multiplier block can be more easily 
fabricated using Silicon micro-machining technology [5] 
instead of regular metal machining, especially at very high 
frequencies, beyond 1 THz, where the accuracy of traditional 
CNC metal milling is not enough to well define the small 
dimensions of the terahertz transmission waveguides. 
The concept shown in FIG. 1(a) has been applied to the 
design of a high-power 1.6 THz tripler able to handle between 
30-40 mW of input power with and expected efficiency of 
—2-3% over a —17% bandwidth, which is similar to that simu-
lated for a equivalent single-chip tripler with a single bal-
anced pair of Schottky diodes driven with four times less 
input power. The incident electrical field (TE 10 mode of 
propagation of the input waveguide) with E-field line direc-
tion 114a, propagating through the input waveguide 104 is 
coupled to the four identical E-probes 102 (antennas) sym-
metrically placed around the center of the waveguide 104, 
distributing the input power equally among the four identical 
multiplying structures 106 (featuring 2 Schottky diodes 
each). The output power can be recombined at the output 108 
using the same concept: Two output E-probes couple the 
output signal from the chip to the output waveguide 108. 
Since there are four multiplying structures 106 (x4), two 
independent output waveguides 108a-b with one half of the 
total output power each are available, which can be recom-
bined using a Y-junction 114b as well. 
Also shown in FIG. 1(a) are the Direct Current (dc) feed 
lines 116 for biasing the Schottky diodes, and the electrical 
length 118 of the output waveguide necessary to obtain a 
single output, which is approximately 3.2 wavelengths of the 
output terahertz signal. Compared to a traditional quad-chip 
8 
power-combined frequency tripler, 17 wavelengths electrical 
path 612 (see FIG. 6), this represents a reduction of around 5 
times in the electrical path, and thereby, in the waveguide 
losses when the invention proposed herein is employed. 
5 FIG. 1(b) illustrates another view of a 1.6 THz "on chip" 
power-combined frequency tripler combining four multiply-
ing structures, recently demonstrated at the Jet Propulsion 
Laboratory (JPL) for high-frequency mixers and multipliers. 
FIG. 1(c) illustrates another on chip power combining 
l0 
embodiment combining two multiplying structures and input 
104 and output waveguides 108, for generating 1.9 THz using 
four Schottky diodes (two per multiplying structure), wherein 
the DC bias lines 116 are also shown. The longitudinal axis 
15 120 of the input waveguide 104, and the direction 122 per-
pendicular to the longitudinal axis 120 are also shown. The 
top surface of the chip 100 contains the direction 122. 
FIG. 1(d) illustrates another on chip power combining 
embodiment combining two multiplying structures 106 and 
20 input 104 and output waveguides 108, for generating 650 
GHz using four Schottky diodes (two per multiplying struc-
ture), wherein the DC bias lines 116 are also shown. In this 
case, the two multiplying structures are mirrored within a 
single axis. This makes it possible to use this on-chip power 
25 combining topology within traditional split-waveguide 
blocks without the necessity of multiple layer stacking using 
either thin metal plates or metal plated silicon wafers. In other 
words, the longitudinal axis of the input and output 
waveguides are within the plane of the chip instead of per- 
30 pendicular to it. 
Description of the On-Chip Power Combined Frequency 
Tripler Topology 
FIG. 2 illustrates how, based on the frequency multiplier 
topology described in [1,6], the present invention's novel 
35 concept exploits the three dimensional (3D) capabilities of 
the Silicon micromachining in order to place the MMIC mul-
tiplier chip 200 perpendicular to the E-plane of both the input 
waveguide 202 and output waveguide 204. With this strategy, 
four identical E-probes 206a-d can be used in-phase with the 
40 electric field lines of the exciting TE mode to equally divide 
the input signal into four ways directly on-chip 200. It is 
important to remark that for low frequencies of operation 
within the submillimeter-range, very thin metal plates instead 
of silicon may be used to obtain the 3D stack. The advantage 
45 of using silicon is that Silicon layers thinner than 1 mm can be 
used (3 mm is the minimum for metal plates using CNC 
milling). Moreover, with silicon micromachining, the 
waveguide structures are formed using (deep reactive ion-
etching) DRIE techniques, much more precise (better than 1 
50 µm) than CNC milling (-5-10 µm accuracy). 
The same concept is applied to recombine the power at the 
output. Two output E-probes or antenna feed each of the two 
output waveguides 218. This prevents the need of using 
waveguide-based power dividing structures that would add 
55 undesired excess losses to the circuit. In addition, the balance 
and symmetry of the circuit with this new approach, which is 
crucial to obtain a good performance in any power-combined 
frequency multiplier at terahertz frequencies [4, 7], lies on the 
superior accuracy of the lithographic fabrication of the 
60 MMIC chip and Silicon micro-machined blocks (<1 
micrometer (µm)) rather than on the tolerances involved with 
manual assembly of a number of independent chips (see FIG. 
6) and traditional metal milling (5-10 lm). This could repre-
sent a big step for future multipliers operating beyond 1 THz 
65 where dimensions of critical elements of the device can be as 
low as 10-20 µm between 1-2 THz, and 5-10 µm beyond 2 
THz. 
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Note that this topology inherently provides two indepen- 	 waveguide channel where the diodes are located guarantee 
dent outputs 204a-b that can be either combined together 	 that only the desired multiplication product of the input signal 
using aY-junction, as shown in FIG. 1(a), or used to feed two 	 is transferred to the output. The Schottky diodes 408 are 
independent frequency mixers in order to enable direct multi- 	 disposed in balanced pairs that suppress power from all even 
pixel operation. 	 5 harmonics of the W-band electric field (for the case of a 
On-Chip Power Combined Multiplier Design 	 frequency tripler). 
The complete power-combined multipliers are designed 
	
An output matching stripline 410 electrically connects the 
using the software and iterative methodology presented in 	 Schottky diodes 408 withthe output antennas or E-probes 414 
detail in [1] fora traditional single-chip Schottky diodebased 	 that transmit the frequency multiplied signal out of the chip 
frequency multiplier. This iterative process involves the use 10 into the output waveguide. 
ofAnsoft HFSS or similar for the electromagnetic simulation 	 Also shown are DC bias lines 412 for the Schottky diodes 
of the multiplier architecture and Agilent ADS or similar for 	 408. 
nonlinear simulation of the Schottky diode device and the 	 FIG. 4(b) is an SEM image of the scheme illustrated in FIG. 
harmonic balance optimization of the matching circuitry. 	 4(a). 
Once the input power has been split at the input probe 15 	 FIG. 5(a) illustrates a close up view of an on chip power 
206a-d level, the topology in FIG. 2 can be seen as four 	 combining scheme for generating 1.9 THz using two multi- 
identical frequency triplers 208 located at four independent 	 plying structures instead of four, according to one or more 
small waveguide channels 210 between the input waveguide 	 embodiments of the invention. In FIG. 5, orthogonal x, y and 
202 and output waveguides 204a-b. Each of these multiplying 	 z coordinate axes are also shown. 
structures 208 features two or more Schottky planar varactor 20 	 FIG. 5(b) illustrates a variation of the `on-chip' power- 
diodes 212a-b and has several stripline sections 214 of low 	 combining multiplier chip with the two multiplying struc- 
and high impedance used to match the diodes at the input and 	 tures 406 mirrored along a single axis. With this configura- 
output frequencies and to prevent the third harmonic from 	 tion, the input antennas can be excited with both an input 
leaking into the input waveguide 202. In order to balance each 	 waveguide perpendicular to the chip plane, or an input 
multiplying structure 216, the dimensions of both the channel 25 waveguide with its longitudinal axis in the same plane as the 
210 and the circuit 216 are chosen to cut off the TE-mode at 	 chip plane. This make it compatible with traditional split 
the second (idler) frequency. The dimensions of the output 	 waveguide multipliers blocks fabricated using standard CNC 
waveguide 204a-b ensure that the first and second harmonics 	 milling. 
are cut off at the output, and the balanced configuration of the 	 FIG. 5(c) is an SEM image of the scheme illustrated in FIG. 
diodes 212a-b ensures that the power levels from all the even 30 5(a). 
harmonics of the input signal are strongly suppressed. The 	 Comparison Between On-Chip Power Combining and Tra- 
design is completed with a series of waveguide sections to 	 ditional Quad-Chip Power Combining 
provide broadband input matching to the diodes. 	 In order to evaluate the advantages of the proposed multi- 
The predicted performance of the on-chip power combined 	 plier scheme over other power-combining techniques, an 
1.6 THz frequency tripler of FIG. 1(a), for a 32 mW input 35 equivalent quad-chip frequency tripler has been designed 
power, is presented in FIG. 3a. A conversion efficiency of 
	
following the same specifications and identical number of 
2-3% is expected over a —20% bandwidth. The output power 	 diodes an anode sizes, as shown in FIG. 6. 
of a design at 1.9 THz is presented in FIG. 3(b) for three 	 FIG. 6 shows that in this case, two levels of Y-junctions 
different configurations: single 306, dual 304 and quad-struc- 	 600a-b at the input waveguide 602, and two levels ofY-junc- 
ture 302, wherein the claimed increase in output power pro-  40 tions 604a-b at the output waveguide 606 have been 
portional to the number of multiplying structures within the 	 employed to divide/combine the input/output signals. The 
chip is shown. In FIG. 3(c), the performance of quad on-chip 	 scheme is similar to that propo sed in [7] . The main constraints 
power combined triplers at different frequencies are shown to 	 forthis quad-chip 608 designis the high waveguide losses due 
demonstrate that the concept can be used at any operation 	 to a large electrical length necessary to split/combine the 
frequency, 	 45 power, and the necessity to use at least two do bias feed 
FIG. 4(a) shows a close-view of the `on-chip' power-com- 	 throughs 610 so that the bias connector can be place in the top 
bined frequency multiplier chip 400 (featuring four multiply- 	 of the metal block. This sets a minimum distance between the 
ing structures 406) already illustrated in FIG. 1(a) including 	 multiplier chips 608 and leads to an undesired increase in the 
four input antennas or E-probes 402a-d that evenly split by a 	 electrical path 612 of the output signal (17 wavelengths X of 
factor of 4 the input power inputted through the TE10 mode of 50 the output signal), as can be seen in FIG. 6. 
an input waveguide transmission line. The input electric field 
	
However, for the on-chip power-combined topology of one 
can be at any frequency bandwidth within the millimeter, 	 or more embodiments of the present invention, the complex- 
submillimeter-wave and terahertz range. The antennas are 	 ity of the bias circuitry is greatly reduced since it can be 
electrically connected to the diodes by means of an input 	 placed on a plane perpendicular to the input and output 
matching network 404 formed by stripline transmission lines 55 waveguides. The electrical path of the output signal 118 is 
(of high and low impedance) that guarantee that almost all the 	 then around 3X (see FIG. 1), which implies a reduction of 
inputted power is transmitted to the diodes as well as guaran- 	 more than a factor of 5 in the output waveguide losses. 
tee that the third harmonic is not transferred back to the input. 	 The comparison between the two architectures is plotted in 
The antennas and input/output matching networks can be 	 FIG. 7, together with the simulated performance of a single- 
formed including one or more materials (generally a semi-  60 chip 1.6 THz tripler designed for 8 mW (one fourth of the 
conductor substrate to support the striplines, and metals for 	 input power of the power-combined multiplier). This single 
the striplines). 	 chip corresponds to one of the branches or chips 608 shown in 
Each of the Schottky diodes 408 receives one of the por- 	 FIG. 6. FIG. 7 clearly shows the degradation in the conversion 
tions of the input power from the transmission lines 404. Each 	 efficiency of the quad-chip tripler based on traditional power- 
of the Schottky diodes 408 then frequency multiplies the 65 combined schemes 700, mainly due to the waveguide losses 
input frequency to generate the frequency multiplied output 	 connected with the necessity of using a number ofY-junctions 
signal. The balance configuration of the diodes and the 	 600a-b, 604a-604b to power-combine the input and output 
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signals (dashed line 700). However, the on-chip power-com-
bined tripler (black solid line 702) exhibits an efficiency very 
close to the single-chip multiplier design (dashed curve 704), 
which would set the reference for an ideal power-combined 
multiplier. Only the bandwidth is slightly reduced due to the 
fact of having kept the same dimensions for the reduced-
height input waveguide in all the three cases, which made it 
necessary to reduce the lengths of the four E-probes so they 
could still fit together within the input waveguide. A better 
optimization of both the E-probes and the input waveguide 
dimensions in the on-chip power combined tripler would 
allow recovering the lost bandwidth with regards to the 
single-chip tripler. 
The novel on-chip power-combining topology for high-
frequency multiplier design combining four multiplying 
structures on a single chip allows the power handling capa-
bilities of traditional frequency multipliers to be increased by 
a factor of four. As illustrated, one advantage of this approach 
with regard to other power-combining techniques involving 
multiple chips is that additional losses or performance deg-
radation due to circuit imbalances are avoided. While 
embodiments of the topology are mainly presented through 
the design of a 1.6 THz and a 1.9 THz frequency tripler, for a 
nominal input power of 32 mW and 4 mW respectively, 
variations and modifications are possible (e.g. other output 
frequencies, combination of more or less chips, etc.). 
Silicon-Micromachined Block Design 
As discussed above, the block design of one or more 
embodiments of the present invention is based on the three 
dimensional (3D) integration of Silicon (Si) micromachined 
waveguide circuits (which might be replaced for very thin 
metal plates, around 3 mm-thick for low frequencies within 
the submillimeter-wave range). This extra degree of symme-
try is necessary, which allows placement of the input 
waveguide 104 and output waveguide 108 perpendicular to 
the small waveguide channel 112 where the diodes are located 
(FIG. la). FIG. 8 illustrates this concept similar to traditional 
split-waveguide block designs, but wherein a number of very 
thin Silicon wafers 800a -h are stuck together in order to 
define both the waveguide channels 802, were the diodes are 
located, and the input 804a-e and output 806 matching sec-
tions. 
In the embodiment of FIG. 8, up to eight 245 micrometers 
(µm)-thick Silicon wafers 800a-h need to be employed to fit 
the matching sections 804a-e, the waveguide channel 802 
where the chip is placed, and theY-junction 806 to recombine 
the signal at the output. The number and thickness of the 
required wafers depends on the necessary bandwidth of the 
design, the operation frequency and the topology of the 
waveguide matching sections. Wafer to wafer alignment is 
performed using Silicon (Si) alignment pins 824 of diameters 
between 0.5 and 1 mm. The total thickness T of the block is 
1.96 mm or less (for the 1.6 THz frequency tripler), which 
represents a reduction of 5-10 times with regards to the metal 
block dimensions that would be necessary for a traditional 
split-waveguide metal block design, like the structure pre-
sented in FIG. 6. Also shown are DC bias pads 814 and DC 
bias lines 816, and input waveguide 818. Flange holes for 
standard UTC flanges including metal alignment pin holes 
822 and screw holes 820 are shown as well. 
Process Steps 
FIG. 9(a)-(h) illustrate a method of fabricating a device 
comprising an integrated circuit, according to one or more 
embodiments of the invention (referring also to FIG. 1, FIG. 
2, FIG. 4(a) and FIG. 8). 
Block 900 and FIG. 9(b) represent lithographically pat-
terning of the Schottky diode mesa 900a and ohmic contact 
12 
900b formation out of a Gallium Arsenide wafer 900c. The 
Schottky diode can comprise n-GaAs 900d, n+GaAs 900e 
formed on a Si-GaAs substrate 900f. Also shown areAlGaAs 
layers 900g. 
5 	 Block 902 and FIG. 9(c) represent the deposition of the 
Schottky anodes or Schottky contacts 902a using electron 
beam lithography (e-beam), and the deposition of the metal 
interconnection lines 902b that connect the Schottky diodes 
with the input and output matching network and form the 
to stripline matching sections and input and output antennas 
themselves (402, 404 and 408). 
Block 904 and FIG. 9(d) illustrate the formation of the 
bridge metals 904a that electrically connect the diodes with 
15 the interconnection metal that forms the rest of the multiplier 
circuit. It also illustrates the passivation process using silicon 
nitride 904b to protect the circuit metal lines. 
Block 906 shows the membrane layer etch from the origi-
nal wafer thickness down to the thickness required for the 
20 submillimeter-wave circuit, usually 2-50 µm. Metal air-
bridges 906a for the do bias line and the ground (gnd) con-
nections are deposited at this point as well, as shown in FIG. 
9(e). 
Blocks 908 and 910 represents the removal of the unnec- 
25 essary parts of the GaAs substrate so that the complete chip 
can be released. During this step, the chip can be attached to 
a carrier wafer (e.g., sapphire 908a) using wax 908b and the 
substrate can be removed using an A1GaAs etch stop layer 
900g, as shown in FIG. 90, and the chip/device can then be 
3o removed from the carrier wafer as shown in FIG. 9(g). FIG. 
9(g) also illustrates formation of an RF probe 910a. 
Block 912 and FIG. 9(h) represent the installation and 
fastening of the device within the mechanical block (inside 
the waveguide channel machined specifically for this goal 
35 (see 206 in FIG. 2)). 
Steps can be added, or omitted, or performed in a different 
order, as desired. 
Accordingly, FIG. 9 illustrates a method for fabricating an 
integrated circuit, comprising: Schottky diode ohmic and 
40 mesa definition (Block 900), forming of the interconnect 
metal (Block 902) (input/output matching striplines sections, 
input and output probes, etc.) and e-beam defined Schottky 
deposition, passivation and bridge metal definition (Block 
904), membrane layer etch and ground & do bias airbridges 
45 deposition (Block 906), removal of substrate with selective 
etch (Block 908), release the chip from the carrier wafer 
(Block 910) and assembly of the chip into the plated silicon-
wafer based housing or metal thin plates-based housing 
(Block 912). 
50 	 The Schottky diodes can be connected to the interconnec- 
tion metal by means of metal airbridges. 
Direct current (DC) bias lines using beamleads can be 
disposed in Block 906 to bias each of the Schottky diodes 408. 
The integrated circuit do bias lines can be connected to exter- 
55 nal bias lines that can be formed directly on the silicon wafer 
that includes the waveguide channel where the chip is located 
or otherwise using wire-bonded capacitors placed on a small 
waveguide channel. 
The integrated circuit 400 of one or more embodiments of 
60 the present invention (see FIG. 1(a)-(c), FIG. 2, FIG. 4(a), 
FIG. 5) can comprise repeated instances of the circuitry on the 
chip 608 of FIG. 6. The rectangle 500 illustrated in FIG. 5(a) 
encloses the circuitry found on the chip 608. Accordingly, the 
integrated circuit 400 can contain, on a single chip, more than 
65 one instance of the circuitry enclosed by the rectangle 500. 
For example, FIG. 4(a) illustrates an embodiment of a chip 
400 with four instances/repeats of the circuitry in the rect- 
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angle 500, and FIGS. 5 and 5(b) illustrates an embodiment of 
a chip with two instances/repeats of the circuitry in the rect-
angle 500. 
The method of FIG. 9 can be used to fabricate a novel 
MMIC on-chip power-combined frequency multiplier 
device, comprising two or more multiplying structures 406 
integrated on a single chip 400, wherein each of the integrated 
multiplying structures are electrically identical and each of 
the multiplying structures 406 include one input antenna (or 
E-probe 402a) for receiving an input signal in the millimeter-
wave, submillimeter-wave or terahertz frequency range 
inputted on the chip, a stripline based input matching network 
404 electrically connecting the input antennas to two or more 
Schottky diodes 408 in a balanced configuration, two or more 
Schottky diodes 408 that are used as nonlinear semiconductor 
devices to generate harmonics out of the input signal and 
produce the multiplied output signal, stripline based output 
matching networks 410 for transmitting the output signal 
from the Schottky diodes 408 to an output antenna 414, and an 
output antenna (E-probe 414) for transmitting the output sig-
nal off the chip 400 into the output waveguide transmission 
line 800g-h. 
A novelty of one or more embodiments of the invention is 
that the power-combining is performed directly on chip 400 
contrarily to the traditional power-combining schemes. The 
two or more input antennas or E-probes 402a divide the input 
signal equally among the multiplying structures 406 within 
the chip 400 and re-combine it at the output 204a-b using the 
same concept. An improvement in power-handling capabili-
ties and output power of a factor equal to the number of 
multiplying structures 406 included in the chip 400 can be 
achieved. 
The circuit can have a pattern that is symmetric about at 
least two axes passing through a central point of the circuit. 
FIG. 9 also shows the integrated circuit comprising the 
millimeter-wave, submillimeter-wave or terahertz stripline 
antennas 402a, 414, transmission lines 404, 410, and semi-
conductor device (for example, Schottky diodes 408 are typi-
cal for frequency multipliers) can be lithographically pat-
terned on a semi-insulating semiconductor substrate 900f 
(typically 2-50 um-thick GaAs) and deposited on a plated 
silicon-wafer based housing or a metal-plated block, as 
shown in FIG. 8. 
The integrated circuit fabricated using the method of FIG. 
9 can include at least one pair of balanced Schottky diodes 
408 per multiplying structure 406, i.e. at least two pairs for a 
dual on-chip multiplier configuration and at least four pairs 
for a quad on-chip multiplier configuration. The diodes 408 
are typically nonlinear semiconductor devices that generate 
harmonic of the input signal so that the input signal is multi-
plied up in frequency. 
FIG. 10 illustrates a method of fabricating a frequency 
multiplier device, according to one or more embodiments of 
the invention (referring also to FIG. 1, FIG. 2, FIG. 4(a) and 
FIG. 8). 
The method can comprise the following steps. 
Block 1000 represents micro-machining, using deep reac-
tive ion etching (DRIE), of a plurality of silicon wafers 800a-
e, wherein the input silicon wafers aligned, stacked, and fas-
tened together form the input and output waveguide matching 
circuits as well as the waveguide channel where the chip is 
placed (e.g., the input waveguide 104, 202, FIG. 1(a), FIG. 
4(a))). Micro-machining can include machining dimensions 
of 10 micrometers or less, for example. The step further 
includes MMIC on chip power combined multiplier chip 
lithography. 
14 
Block 1002 represents micro-machining a plurality of out-
put silicon or semiconductor wafers 800g-h, wherein the out-
put silicon wafers aligned with the multiplier chip, stacked, 
and fastened together form the frequency multiplier circuit. 
5 The dimensions of the output waveguides can ensure that first 
and second harmonics of the input W-band frequencies are 
cut off at an output from the output waveguides. Micro-
machining can include machining dimensions down to 10 
micrometers or less, for example. 
io 	 One or more dimensions of each input silicon wafer800a -e 
can be machined wherein each input silicon wafer 800a -e is 
dimensioned to be impedance matched to the on-chip power-
combined frequency multiplier integrated chip 400 at the 
frequency bandwidth of operation. One or more dimensions 
15 of each output silicon wafer 800g-h can be machined wherein 
each output silicon wafer is impedance matched to the on-
chip power-combined frequency multiplier integrated chip 
400 at the frequency bandwidth of operation. 
Blocks 1000 and 1002 can further include micromachin- 
20 ing/formation of waveguide alignment holes and screw holes. 
Block 1004 represents the gold metal plating or gold metal 
sputtering of the silicon wafers. 
Block 1006 represents obtaining/fabricating one or more 
machined silicon fasteners 812, wherein the silicon wafers 
25 800a -h are fastened together by insertion of the microma-
chined silicon fasteners 812 into the fastening holes 824 in 
each of the input silicon wafers 800a-f. 
Block 1008 represents aligning, stacking, and fastening 
together the micro-machined input silicon wafers 800a-h, 
so wherein the integrated circuit 400 is between the input silicon 
wafers 800a -e and the output silicon wafers 800g-h, the input 
waveguide 202 inputs a millimeter-wave, submillimeter-
wave or terahertz electric field on the Schottky diode based 
frequency multiplier chip 400. 
35 	 Block 1010 represents the circuit once completed using the 
above steps (e.g., as illustrated in FIG. 8). Moreover, embodi-
ments of the present invention can include the input/output 
circuit components 400 designed for frequencies other than 
millimeter-, submillimeter waves and terahertz signals, fre- 
4o quency multiplying semiconductor devices 208 other than 
Schottky diodes 408. In addition, the present invention is not 
limited to particular electric field. Any input electromagnetic 
field/radiation can be used, for example. 
Steps can be added, or omitted, or performed in a different 
45 order, as desired. 
Embodiments of the present invention enable the fabrica-
tion of waveguides consisting essentially of silicon or semi-
conductor (e.g., using silicon where metal was convention-
ally used). 
50 	 The steps of Blocks 1000-1002 can comprise micro-ma- 
chining a plurality of silicon wafers (800a -h, or metal thin 
plates, including the input 804a -e and output 806 waveguide 
matching networks as well as the waveguide channel 802 
where the chip is placed. The silicon wafers 800a -h (or metal 
55 thin plates) can be aligned, stacked, and fastened together 
using alignment pins 824, screw holes or any other alignment 
technique, as illustrated in Block 1008. 
The method can further include, as represented in Blocks 
1000-1002, machining one or more fastening holes 824 in 
60 each of the silicon 800a -h or metal wafers; machining mount 
holes for external connectors; and obtaining, as represented in 
Block 1006, one or more machined silicon fasteners 824 (if 
silicon wafers are used), wherein the silicon wafers are fas-
tened together with the integrated circuit 400 between the 
65 input waveguide 202 and the output waveguide 204, by inser-
tion of the micromachined silicon fasteners 824 into the fas-
tening holes in each of the wafers. 
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The method can also further comprise selecting the 
adequate number of wafers 800a-h, and adequate thickness, 
length L and width W of the silicon 800a-h (or metal) wafers 
so that all the waveguide structures, alignment elements, fas-
tening elements, connectors can fit in the minimum possible 
volume for compactness 
FIG. 9 and FIG. 10 can also illustrate forming DCbias lines 
on the silicon wafer or metal plates to bias the Schottky 
diodes; aligning and assembling the chip within the 
waveguide housing, as shown in Block 1008 (silicon wafer or 
metal thin plates), wherein the input waveguide 104, 202, 
804a-e inputs the electric field on the input antennas 402a 
within the chip 400, the output waveguides 204/806 receive 
the output electric field transmitted from all the output anten-
nas 414 or E-probes, and the integrated circuit generally 
positioned in a plane perpendicular to a longitudinal axis or 
E-plane of the input 104 and output 108 waveguides. 
The method of FIG. 10 can fabricate the device comprising 
the input waveguide matching network, i.e. waveguide 
matching sections 804a-e of different length and height to 
optimally couple the exciting electric field in the millimeter-
wave, submillimeter-wave or terahertz range into the anten-
nas or E-probes 402a within the chip 400 while guaranteeing 
a broadband frequency operation. 
The method of FIG. 10 can fabricate the device comprising 
an output waveguide matching network 806, i.e. waveguide 
matching sections 806 of different length and height to opti-
mally couple the output electric field (multiplied by the 
Schottky diodes 408) in the millimeter-wave, submillimeter-
wave or terahertz range out of the while guaranteeing a broad-
band frequency operation. 
The waveguide structures can be formed either on one or 
more aligned Silicon wafers 800a-e, 800g-h using deep reac-
tive ion etching techniques (DRIE) and subsequent gold plat-
ing Block 1004, FIG. 8, or, for low frequencies of operation, 
on aligned thin metal plates using traditional CNC milling 
techniques. The different wafers 800a-h are arranged verti-
cally, along the axis perpendicular to the chip 400 plane to 
allow for a 3D integration capability. The input 104 and 
output 108 waveguide are generally placed perpendicular to 
the chip 100, 400 so that the input 402a and output 414 probes 
are in-phase with the fundamental mode of propagation in the 
input 104 and output 108 waveguide. Only in one configura-
tion, the dual on-chip power-combined frequency multiplier 
topology with the two multiplying structures mirrored along 
a same axis, the E-plane of the input and output waveguides 
can be the same as the chip plane. 
A total thickness of the device including the metal lines and 
the support substrate can be 3 um-50 um, and the total dimen-
sion of the device can be less than 3 mmx2 mm. 
The operation frequency can be at the millimeter-wave, 
submillimeter-wave or terahertz range depending on the size 
and structure of the Schottky diodes 408 employed (see FIG. 
9(a), the specific dimensions of the input 404 and output 410 
matching structures on-chip 400 and the dimensions of the 
input 804a-e1202 and output 806/204a-b waveguides. The 
typical operation bandwidth is around 17%, but can be lower 
or higher depending of the specific needs. 
Two independent waveguide outputs 204a-b are inherently 
available so that the invention can feed two higher frequency 
multiplier stages or two frequency mixers or detectors with-
out the need of additional waveguide based power dividers. 
The two outputs 204a-b can be combined using a simple 
waveguide Y-junction 806/114b if one single output is 
desired. 
The method can further comprise a previous design phase, 
comprising, for the desired input power, efficiency and opera- 
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tion frequency and bandwidth within the millimeter-wave, 
submillimeter-wave or terahertz range: (a) selecting a number 
of Schottky diodes 408 and its size and layer structure (see 
FIG. 9(a)); (b) designing the stripline matching elements 404, 
5 410 within the chip as well as the input 402a and output 
E-probes 414, and (c) designing the input 804a-e1202 and 
output 806/204a-b waveguide matching network. 
Advantages and Improvements 
The design of Schottky based multipliers at these fre-
quency ranges is mainly constrained by the shrinkage of the 
waveguide dimensions with frequency and the minimum 
diode mesa sizes, which limits to two the maximum number 
of diodes per chip. Hence, multiple chip power-combined 
15 schemes become necessary to increase the power-handling 
capabilities of high-frequency multipliers. However, using 
separate chips and traditional power-combining schemes to 
enhance the power capabilities is extremely complicated at 
very high frequencies due to the impossibility of guarantee- 
20 ing a perfect alignment and symmetry of the chips. Note that 
chips can have dimensions below 300 lLmx50 µm at signal/ 
electric field frequencies over 1.5 THz. 
One or more embodiments of the power-combining 
scheme of the present invention takes advantage of the pos- 
25 sibilities offered by the Silicon micromachining, not only 
from a geometrical point of view (i.e. the possibility of plac-
ing the transmission waveguides following different longitu-
dinal axis), but also from the point of view of accuracy. Since 
the power-combining is performed `on chip', the electrical 
30 path of the signal can be reduced almost by a factor of 10 with 
regard to traditional power-combining schemes based on 
regular micro-machining and Y-j unctions and/or hybrid cou-
plers, along with subsequent reduction in the waveguide 
35 losses. In addition, since the four multiplying structures 208 
are on a single chip, the circuit symmetry and alignments are 
no longer determined by the tolerances involved in the regular 
metal block micro-machining and the subsequent manual 
assembly of the chips, but by the superior accuracy provided 
40 by Silicon-micromachining and the MMIC micro-fabrication 
process at JPL's Micro Devices Laboratory (MDL). 
The use of Silicon micromachining instead of metal mill-
ing also makes itpossible to considerably reduce the mass and 
volume of the multipliers. 
45 	 Embodiments of the present invention can enable high- 
power all-solid state terahertz local oscillator sources for 
multi-pixel spectroscopy at 1.9 THz and 2.7 THz, for 
example. Embodiments of the present invention can extend 
the use of Schottky technology up to at least 4.7 THz, for 
50 example. 
A novelty of the invention is that the power-combining is 
performed directly on chip contrarily to the traditional power-
combining schemes. The two or more input antennas or 
55 E-probes divide the input signal equally among the multiply-
ing structures within the chip and re-combine it at the output 
using the same concept. An improvement in power-handling 
capabilities and output power of a factor equal to the number 
of multiplying structures included in the chip is achieved. 
60 	 References 
The following references are incorporated by reference 
herein. 
[1] A. Maestrini, J. Ward, J. Gill, C. Lee, B. Thomas, R. Lin, 
G. Chattopadhyay and I. Mehdi, A frequency-multiplied 
65 source with more than 1mW of power across the 840-900-
GHz band", IEEE Trans. on Microwave Theory and Tech., 
Vol. 58, No. 7, pp. 1925-1931, July 2007. 
US 9,143,084 B2 
17 
[2] I. Mehdi, B. Thomas, R. Lin, A. Maestrini, J. Ward, E. 
Schlecht, J. Gill, C. Lee, G. Chattopadhyay, and F. Maiwald, 
"High-power local oscillator sources for 1-2 THz", in Proc. 
SPIE, 7741, 774112 (2010). 
[3] G. Chattopadhyay, I. Mehdi, J. Ward, E. Schlecht, A. 
Skalare, and P. H. Siegel, "Development of Multi-Pixel Het-
erodyne Array Instruments at Submillimeter Wavelengths," 
Proc. of the Asia Pacific Microw. Con£, December 2004. 
[4] J. V. Siles, A. Maestrini, B. Alderman, S. Davies, H. 
Wang, J. Treuttel, E. Leclerc, T. Narhi and C. Goldstein, A 
single-waveguide in-phase power-combined frequency dou-
bler at 190 GHz", IEEE Microwave and Wireless Compo-
nents Letters, Vol. 21, No. 6, pp. 332-334, June 2011 
[5] C. Jung, C. Lee, B. Thomas, G. Chattopadhyay, A. 
Peralta, R. Lin, J. Gill and I. Mehdi, "Silicon micro-machin-
ing technology for THz applications", 35th Int. Conf. on 
Infrared, Millimeter and Terahertz waves, September 2010. 
[6] A. Maestrini, J. Ward, J. Gill, H. Javadi, E. Schlecht, C. 
Tripon-Canseliet, G. Chattopadhyay and I. Mehdi, A 540-
640 GHz High Efficiency Four Anode Frequency Tripler," 
IEEE Trans. Microwave Theory Tech, Vol. 53, pp. 2835-284, 
September 2005. 
[7] A. Maestrini, J. Ward, C. Tripon-Canseliet, J. Gill, C. 
Lee, H. Javadi, G. Chattopadhyay, and I. Mehdi, "In-Phase 
Power-Combined Frequency Triplers at 300 GHz", IEEE 
Microwave and Wireless Component Letters, Vol. 18, no. 3, 
pp. 218-220, March 2008 
Conclusion 
This concludes the description of the preferred embodi-
ment of the present invention. The foregoing description of 
one or more embodiments of the invention has been presented 
for the purposes of illustration and description. It is not 
intended to be exhaustive or to limit the invention to the 
precise form disclosed. Many modifications and variations 
are possible in light of the above teaching. It is intended that 
the scope of the invention be limited not by this detailed 
description, but rather by the claims appended hereto. 
What is claimed is: 
1. A Monolithic Microwave Integrated Circuit (MMIC) 
on-chip power-combined frequency multiplier device, com-
prising: 
an integrated circuit comprising two or more multiplying 
structures integrated on a single chip, wherein: 
each of the integrated multiplying structures are electri-
cally identical and each of the multiplying structures 
include: 
one input antenna or input E-probe for receiving an input 
signal in the millimeter-wave, submillimeter-wave, or 
terahertz frequency range inputted on the chip, 
one or more stripline based input matching networks 
electrically connecting the input antenna or the input 
E-probe to two or more Schottky diodes in a balanced 
configuration, 
the two or more Schottky diodes used as nonlinear semi-
conductor devices to generate harmonics out of the 
input signal and produce a multiplied output signal, 
one or more stripline based output matching networks 
for transmitting the multiplied output signal from the 
Schottky diodes to an output antenna or an output 
E-probe, and 
the output antenna or the output E-probe for transmitting 
the multiplied output signal off the single chip into an 
output waveguide comprising a transmission line; 
two or more of the input antennas or input E-probes divide 
the input signal equally among the multiplying struc-
tures within the chip; 
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two or more of the output antennas or output E-probes 
combine the output signals at the output waveguide; and 
an improvement in power-handling capabilities and output 
power of a factor equal to a number of the multiplying 
5 	 structures included in the chip is achieved. 
2. The device of claim 1, wherein the integrated circuit 
comprises: 
the input antennas and output antennas including millime-
ter-wave, submillimeter-wave, or terahertz stripline 
l0 	
antennas, 
the stripline based input and output matching networks 
including transmission lines, 
the Schottky diodes that are semiconductor devices, and 
15 the millimeter-wave, submillimeter-wave, or terahertz 
stripline antennas, the transmission lines, and the semi-
conductor devices lithographically patterned on a semi-
insulating semiconductor substrate and deposited on a 
plated silicon-wafer based housing or a metal-plated 
20 	 block. 
3. The device of claim 2, further comprising: 
an input waveguide including a matching network includ-
ing one or more waveguide matching sections of differ-
ent length and height to optimally couple the input sig- 
25 nal, comprising an exciting electric field in the 
millimeter-wave, submillimeter-wave, or terahertz 
range, into the input antennas or E-probes within the 
chip while guaranteeing a broadband frequency opera-
tion; and 
30 the output waveguide including a matching network com-
prising one or more waveguide matching sections of 
different length and height to optimally couple the mul-
tiplied output signal, comprising an electric field in the 
35 millimeter-wave, submillimeter-wave or terahertz 
range, out of the chip while guaranteeing a broadband 
frequency operation. 
4. The device of claim 3, wherein: 
the input and output waveguide matching sections can be 
40 	 formed either on: 
one or more aligned Silicon wafers using deep reactive 
ion etching techniques (DRIE) and subsequent gold 
plating, or 
for lower frequencies of operation, on aligned thin metal 
45 	 plates using traditional CNC milling techniques; and 
the different wafers or plates are arranged vertically, along 
an axis perpendicular to the chip plane, to allow for a 3D 
integration capability. 
5. The device of claim 4, wherein the input and output 
50 waveguides are placed perpendicular to the chip so that the 
input and output E-probes are in-phase with the fundamental 
mode of propagation in the input and output waveguides. 
6. The device of claim 4, wherein: 
55 	 the chip comprises a dual on-chip power-combined fre- 
quency multiplier topology where the two multiplying 
structures are mirrored along a same axis, and 
an E-plane of the input and output waveguides is the same 
as the chip plane. 
60 	 7. The device of claim 2, further comprising: 
direct current (DC) bias lines using beamleads disposed to 
bias each of the Schottky diodes, wherein: 
the integrated circuit and DC bias lines are connected to 
external bias lines that are formed directly on the silicon 
65 wafer based housing that includes a waveguide channel 
where the chip is located, or otherwise using wire-
bonded capacitors placed on the waveguide channel. 
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8. The device of claim 7, wherein: 
a total thickness of the device including metal DC bias lines 
and the substrate for the chip is in a range of 3 microme-
ters-50 micrometers, and 
a total dimension of the device is less than 3 millimeters by 
2 millimeters. 
9. The device of claim 2, wherein: 
an operation frequency of the device is at a millimeter-
wave, submillimeter-wave, or terahertz range depending 
on a size and structure of the Schottky diodes employed, 
specific dimensions of the input and output matching 
networks on-chip, and dimensions of the input and out-
put waveguides, and 
operation bandwidth is around 17%, higher than 17%, or 
lower than 17%. 
10. The device of claim 2, comprising: 
two independent waveguide outputs so that the device can 
feed two higher frequency multiplier stages or two fre-
quency mixers or detectors without a need of additional 
waveguide based power dividers, wherein the two 
waveguide outputs can be combined using a simple 
waveguide Y-j unction if one single output is desired. 
11. The device of claim 2, wherein: 
the integrated circuit includes at least one pair of the bal-
anced Schottky diodes per multiplying structure, includ-
ing at least two pairs for a dual on-chip multiplier con-
figuration or at least four pairs for a quad on-chip 
multiplier configuration; and 
the Schottky diodes are nonlinear semiconductor devices 
that generate one or more harmonics of the input signal 
so that the input signal is multiplied up in frequency. 
12. The device of claim 2, wherein the integrated circuit has 
a pattern that is symmetric about at least two axes passing 
through a central point of the integrated circuit. 
13. A method for fabricating an integrated circuit or chip 
including a Monolithic Microwave Integrated Circuit 
(MMIC) on-chip power-combined frequency multiplier 
device, comprising: 
fabricating an integrated circuit comprising two or more 
multiplying structures integrated on a single chip, 
wherein each of the integrated multiplying structures are 
electrically identical and fabricating each of the multi-
plying structures includes: 
defining two or more Schottky diodes, wherein: 
the defining of each of the Schottky diodes includes 
defining a Schottky diode ohmic contact and mesa 
on a substrate, and 
the Schotty diodes are used as nonlinear semiconduc- 
tor devices to generate harmonics out of an input 
signal and produce a multiplied output signal; 
forming interconnect metal comprising one or more 
stripline based input matching networks and one or 
more stripline based output matching networks, and 
input and output antennas or E-probes, the one or 
more stripline based input matching networks electri-
cally connecting an input antenna or an input E-probe 
to the two or more Schottky diodes in a balanced 
configuration, the one or more stripline based output 
matching networks for transmitting the multiplied 
output signal from the Schottky diodes to an output 
antenna or an output E-probe, the input antenna or 
input E-probe for receiving the input signal in the 
millimeter-wave, submillimeter-wave, or terahertz 
frequency range inputted on the chip, and the output 
antenna or the output E-probe for transmitting the 
20 
multiplied output signal off the single chip into one or 
more output waveguides each comprising a transmis-
sion line; 
defining and depositing Schottky anodes using electron 
5 	 beam lithography; 
defining bridge metal that connects the Schottky diodes 
to the interconnect metal; 
passivating the integrated circuit; 
etching the substrate to form a membrane layer; 
l0 	 depositing ground and DC bias airbridges for the Schot- 
tky diodes; 
attaching the chip comprising the interconnect metal and 
the Schottky diodes onto a carrier wafer; 
15 	 removing the substrate with a selective etch; 
releasing the chip from the carrier wafer; and 
assembling the chip into a plated silicon-wafer based 
housing or thin metal plates-based housing; 
wherein: 
20 	 two or more of the input antennas or input E-probes 
divided the input signal equally among the multiply-
ing structure with the chip; 
two or more of the output antennas or output E-probes 
combine the output signals at the one or more output 
25 	 waveguides, 
power-combining of the output signals is performed 
directly on chip; and 
an improvement in power-handling capabilities and output 
power of a factor equal to a number of the multiplying 
30 	 structures included in the chip is achieved. 
14. The method of claim 13, further comprising: 
forming DC bias lines on the silicon wafer based housing 
or metal plates-based housing to bias the Schottky 
diodes; 
35 	 aligning and assembling the chip within a waveguide hous- 
ing comprising one or more silicon wafers or thin metal 
plates, wherein: 
the waveguide housing includes an input waveguide that 
inputs an electric field on the input antennas within the 
40 	 chip, 
the waveguide housing includes the one or more output 
waveguides that receive an output electric field transmit-
ted from all the output antennas or E-probes, and 
the integrated circuit is positioned in a plane perpendicular 
45 	 to a longitudinal axis or E-plane of the input and output 
waveguides. 
15. The method of claim 14, further comprising a previous 
designphase comprising, for a desired input power, efficiency 
and operation frequency and bandwidth within the millime- 
50 ter-wave, submillimeter-wave, or terahertz range: 
selecting a number of the Schottky diodes, a size of each of 
the Schottky diodes, and a layer structure of each of the 
Schottky diodes; 
designing stripline matching elements comprising the 
55 	 stripline based input matching networks andthe stripline 
based output matching networks within the chip; 
designing the input and output E-probes; and 
designing input and output waveguide matching networks 
for the input and output waveguides. 
60 16. A method of fabricating a Monolithic Microwave Inte-
grated Circuit (MMIC) on-chip power-combined frequency 
multiplier device, comprising: 
fabricating an integrated circuit comprising two or more 
multiplying structures integrated on a single chip, 
65 wherein each of the integrated multiplying structures are 
electrically identical and fabricating each of the multi-
plying structures includes: 
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fabricating one input antenna or input E-probe for 
receiving an input signal in the millimeter-wave, sub-
millimeter-wave, or terahertz frequency range input-
ted on the chip, 
fabricating one or more stripline based input matching 
networks electrically connecting the input antenna or 
the input E-probe to two or more Schottky diodes in a 
balanced configuration, 
fabricating the two or more Schottky diodes that are used 
as nonlinear semiconductor devices to generate har-
monics out of the input signal and produce a multi-
plied output signal, 
fabricating one or more stripline based output matching 
networks for transmitting the multiplied output signal 
from the Schottky diodes to an output antenna or an 
output E-probe, and 
fabricating the output antenna or the output E-probe for 
transmitting the multiplied output signal off the single 
chip an output waveguide transmission line compris-
ing output waveguide matching networks; and 
micro-machining a plurality of silicon wafers or thin metal 
plates including input and output waveguide matching 
networks as well as a waveguide channel where the 
frequency multiplier chip or integrated circuit is placed, 
wherein the silicon wafers or thin metal plates are 
aligned, stacked, and fastened together using alignment 
pins, screw holes or any other alignment technique; 
22 
wherein: 
two or more of the input antennas or input E-probes 
divided the input signal equally among the multiply-
ing structure within the chip; 
5 	 two or more of the output antennas or output E-probes 
combine the output signals at the output waveguides 
transmission line, 
power-combining of the output signals is performed 
directly on chip; and 
10 	
an improvement in power-handling capabilities and output 
power of a factor equal to a number of the multiplying 
structures included in the chip is achieved. 
17. The method of claim 16, further comprising: 
machining one or more fastening holes in each of the 
silicon wafers or metal plates, 
15 machining mount holes in one or more of the silicon wafers 
or metal plates for external connectors; and 
obtaining one or more micro-machined silicon fasteners, if 
silicon wafers are used, wherein the silicon wafers are 
fastened together with the integrated circuit between an 
20 input waveguide and the output waveguide transmission 
line, by insertion of the micro machined silicon fasteners 
into the fastening holes in each of the wafers. 
18. The method of claim 16, further comprising selecting 
an adequate number of the silicon wafers or metal plates, and 
25 an adequate thickness, length and width of the silicon wafers 
or metal plates so that all waveguide structures, alignment 
elements, fastening elements, connectors can fit in a mini-
mum possible volume for compactness. 
